Photonic systems for high-performance information processing have attracted renewed interest. Neuromorphic silicon photonics has the potential to integrate processing functions that vastly exceed the capabilities of electronics. We report first observations of a recurrent silicon photonic neural network, in which connections are configured by microring weight banks. A mathematical isomorphism between the silicon photonic circuit and a continuous neural network model is demonstrated through dynamical bifurcation analysis. Exploiting this isomorphism, a simulated 24-node silicon photonic neural network is programmed using "neural compiler" to solve a differential system emulation task. A 294-fold acceleration against a conventional benchmark is predicted. We also propose and derive power consumption analysis for modulator-class neurons that, as opposed to laser-class neurons, are compatible with silicon photonic platforms. At increased scale, Neuromorphic silicon photonics could access new regimes of ultrafast information processing for radio, control, and scientific computing.
Light forms the global backbone of information transmission yet is rarely used for information transformation. Digital optical logic faces fundamental physical challenges 1 . Many analog approaches have been researched [2] [3] [4] , but analog optical co-processors have faced major economic challenges. Optical systems have never achieved competitive manufacturability, nor have they satisfied a sufficiently general processing demand better than digital electronic contemporaries. Incipient changes in the supply and demand for photonics have the potential to spark a resurgence in optical information processing.
A germinating silicon photonic integration industry promises to supply the manufacturing economomies normally reserved for microelectronics. While firmly rooted in demand for datacenter transceivers 5 , the industrialization of photonics would impact other application areas 6 . Industrial microfabrication ecosystems propel technology roadmapping 7 , library standardization 8, 9 , and broadened accessibility 10 , all of which could open fundamentally new research directions into large-scale photonic systems. Large-scale beam steerers have been realized 11 , and on-chip communication networks have been envisioned [12] [13] [14] ; however, opportunities for scalable silicon photonic information processing systems remain largely unexplored.
Concurrently, photonic devices have found analog signal processing niches where electronics can no longer satisfy demands for bandwidth and reconfigurability. This situation is exemplified by radio frequency (RF) processing, in which front-ends have come to be limited by RF electronics, analog-to-digital converters (ADCs), and digital signal processors (DSP) 15, 16 . In response, RF photonics has offered respective solutions for tunable RF filters 17, 18 , ADC itself 19 , and simple processing tasks that can be moved from DSP into the analog subsystem [20] [21] [22] . RF photonic circuits that can be transcribed from fiber to silicon are likely to reap the economic benefits of silicon photonic integration. In a distinct vein, an unprecedented possibility for large-scale photonic system integration could enable systems beyond what can be considered in fiber. If scalable information processing with analog photonics is to be considered, new standards relating physics to processing must be developed and verified.
Standardized concepts that link physics to computational models are required to define essential quantitative engineering tools, namely metrics, algorithms, and benchmarks. For example, a conventional gate has simultaneous meaning as an abstract logical operation and as an arrangement of electronic semiconductors and thereby acts as a conduit between device engineering and computational performance. In another case, neuromorphic electronics adopt unconventional standards defining spiking neural networks as event-based packet networks [23] [24] [25] . These architectures' adherence to neural network models unlocks a wealth of metrics 26 , algorithms 27, 28 , tools 29, 30 , and benchmarks 31 developed specifically for neural networks. Likewise, scalable information processing with analog photonics would rely upon standards defining the relationship between photonic physics and a suitable processing model. Neural networks are among the most well-studied models for information processing with
Results
The CTRNN model is described by a set of ordinary differential equations coupled through a weight matrix.
where s(t) are state variables with timeconstants τ, W is the recurrent weight matrix, y(t) are neuron outputs, w in are input weights, and u(t) is an external input. σ is a saturating transfer function associated with each neuron. Figure 1 (b,c) shows the integrated, reconfigurable analog network and experimental setup. Signals u and y are physically represented as the power envelope of different optical carrier wavelengths. The weight elements of W and w in are implemented as transmission values through a network of reconfigurable MRR filters. The neuron transfer function, σ, is implemented by the sinusoidal electro-optic transfer function of a fiber Mach-Zehnder modulator (MZM). The neuron state, s, is the electrical voltage applied to the MZM, whose timeconstant, τ, is determined by an electronic low-pass filter. We aim to establish a correspondence between experimental bifurcations induced by varying MRR weights and the modeled bifurcations 38 derived in Supplementary Section 1. Cusp Bifurcation. A cusp bifurcation characterizes the onset of bistability in a single node with self-feedback.
To induce and observe a cusp, the feedback weight of node 1 is parameterized as w 11 = W F . The neurosynaptic signal, s 1 , is recorded as the feedback weight is swept through 500 points from 0.05-0.85, and the input is swept in the rising (blue surface) and falling (red surface) directions. The parameters τ, α, and κ in equation (S1.1) are fit to minimize root mean squared error between model and data surfaces. The best fit model has a cusp point at W B = 0.54. Figure 2 (a) shows a modeled cusp surface described by equation (S1.1) and fit to data from Fig. 2(b) . In Fig. 2(b) , the data surfaces are interpolated at particular planes and projected onto 2D axes as red/blue points. The corresponding slices of the model surface are similarly projected as green lines. The u = 0 slice projected on the s − W F plane yields a pitchfork curve described by equation (S1.2). The W F = 0.08 slice projected on the u − s plane yields the bistable curve described by equation (S1.3). Finally, the s = 0 slice projected on the u − W F plane yields the cusp curve described by equation (S1.4). The experimental reproduction of pitchfork, bistable, and cusp bifurcations is demonstrative of an isomorphism between the single-node model and the device under test. An opening of an area between rising and falling data surfaces is characteristic of bistability. The transition boundary closely follows a cusp form. While the pitchfork and bistable slices reproduce the number and growth trends of fixed points, their fits have non-idealities. These non-idealities can be attributed to a hard saturation of the electrical transimpedance amplifier when the input voltage and feedback weight are high. Furthermore, the stability of cusp measurements serve as a control indicating the absence of time-delayed dynamics resulting from long fiber delays and causing spurious oscillations 39 . Electrical low-pass filtering is used to eliminate these unmodeled dynamics in order to observe modeled bifurcations.
Hopf Bifurcation. Dynamical systems are capable of oscillating if there exists a closed orbit (a.k.a. limit cycle) in the state space, which must therefore exceed one dimension. The Hopf bifurcation occurs when a stable fixed-point becomes unstable while giving rise to a stable limit cycle. Hopf bifurcations are further characterized by oscillations that approach zero amplitude and nonzero frequency near the bifurcation point 38 . We induce a Hopf bifurcation by configuring the MRR weight matrix to have asymmetric, fixed off-diagonals and equal, parameterized diagonals. Figure 3 compares the observed and predicted oscillation onset, amplitude, and frequency. Figure 3 (a-c) show the time traces for below, near, and above the oscillation threshold. Above threshold, oscillation occurs in the range of 1-5 kHz, as limited by electronic low-pass filters and feedback delay. Figure 3(d) shows the result of a fine sweep of self-feedback weights in the 2-node network, exhibiting the paraboloid shape of a Hopf bifurcation. The voltage of neuron 1 is plotted against that of neuron 2 with color corresponding to W F parameter. The peak oscillation amplitude for each weight is then projected onto the W F − y 2 plane in black, and these amplitudes are fit using the model from equation (S1.8) (red). Bifurcation occurs at W B = 0.48 in the fit model. Figure 3 (e) plots the oscillation frequency above the Hopf point. Data are discarded for W B < W F < 0.53 because the oscillations are erratic in the sensitive transition region. Frequency data are then fit with the model of equation (S1.10). The frequency axis is scaled so that 1.0 corresponds to the model frequency at region boundary, which is 4.81 kHz. The Hopf bifurcation only occurs in systems of more than one dimension, thus confirming the observation of a small integrated photonic neural network.
Significantly above the bifurcation point, experimental oscillation amplitude and frequency closely match model predictions, but discrepancies are apparent in the transition regime. Limit cycles with amplitudes comparable to noise amplitude can be destabilized by their proximity to the unstable fixed point at zero. This effect could explain the middle inset of Fig. 3 , in which a small oscillation grows and then shrinks. Part of this discrepancy can be explained by weight inaccuracy due to inter-bank thermal cross-talk. The two MRR weight banks were calibrated independently accounting only for intra-bank thermal cross-talk. As seen in Fig. 1(c) , the physical distance between w 12 (nominally −1) and w 22 (nominally W F ) is approximately 100 μm. While inter-bank cross-talk is not a major effect, w 12 is very sensitive because weight −1 corresponds to on-resonance, and the dynamics are especially sensitive to the weight values near the bifurcation point. (1 and 2) implies that larger, faster neuromorphic silicon photonic systems could utilize algorithms and tools developed for generic CTRNNs. Here, we apply a "neural compiler" called the Neural Engineering Framework (NEF) 40 to program a simulated photonic CTRNN to solve an ordinary differential equation (ODE). This simulation is benchmarked against a conventional central processing unit (CPU) solving the same task. The procedures for each approach are detailed in Methods. As opposed to implementation-specific metrics, benchmarks are task-oriented indicators suitable for comparing technologies that use disparate computing standards. Benchmarking approaches are therefore needed to evaluate the potentials of any unconventional processor in application domains currently served by conventional processors. The chosen benchmark problem consists of solving a well-known ODE called the Lorenz attractor, described by a system of three coupled ODEs with no external inputs: Scientific REPORTS | 7: 7430 | DOI:10.1038/s41598-017-07754-z however, the time scaling factor, γ, links physical real-time to a virtual simulation time basis, in which a direct comparison can be made. Figure 4 (c,d) plots photonic CTRNN and CPU solutions in the real-time bases, scaled to cover equal simulation intervals. The discrete-time simulation is linked to physical real-time by the step calculation time, Δt = 24.5 ns, and its stability is limited by numerical divergence. We find that γ CPU ≥ Δt × 150 is sufficient for <1% divergence probability, resulting in γ CPU = 3.68 μs. The CTRNN simulation is linked to physical real-time by its feedback delay, t fb = 47.8 ps, and its stability is limited by time-delayed dynamics. We find that γ Pho ≥ t fb × 260 is sufficient to avoid spurious dynamics, resulting in γ Pho = 12.5 ns. The acceleration factor, γ CPU /γ Pho , is thus predicted to be 294×.
Implementing this network on a silicon photonic chip would require 24 laser wavelengths, 24 modulators, and 24 MRR weight banks, for a total of 576 MRR weights. The power used by the CTRNN would be dominated by static MRR tuning and pump lasers,as discussed in the Methods section. Minimum pump power is determined by the requirement that recurrently connected neurons are able to exhibit positive eigenvalues. Considering 24 lasers with a realistic wall-plug efficiency of 5%, minimum total system power is expected to be 106 mW. The area used by the photonic CTRNN is split evenly between MRR weight banks (576 × 25 μm × 25 μm = 0.36 mm 2 ) and modulators 41 (24 × 500 μm × 25 μm = 0.30 mm 2 ). The fundamental limits of these performance metrics are compared with other neuromorphic approaches below.
While the qualitative Lorenz behavior is reproduced by CTRNN and CPU implementations, the chaotic nature of the attractor presents a challenge for benchmarking emulation accuracy. Non-chaotic partial differential equations (PDEs) exist to serve as accuracy benchmarks 42, 43 ; however, most non-trivial ODEs are chaotic. One exception is work on central pattern generators (CPGs) that are used to shape oscillations for driving mechanical locomotion 44 . CPGs have been implemented with analog ASICs 45 and digital FPGAs 46 . While work on CPG hardware has fallen in sub-kHz timescales, similar tasks could be developed for GHz timescales with possible application to adaptive RF waveform generation. Further work could develop CPG-like tasks to benchmark the accuracy of photonic CTRNN ODE emulators.
Accuracy can be assessed through metrics of weight accuracy. Previous work discussed the precision and accuracy to which MRR weight banks could be configured to a desired weight vector 35 . Even in the presence of fabrication variation and thermal cross-talk, the dynamic weight accuracy was demonstrated to be 4.1 + 1(sign) bits and anticipated to increase with improved design. Since the weight is analog, its dynamic accuracy (range/ command error) is not an integer; however, this metric corresponds to bit resolution in digital architectures. In the majority of modern-day neuromorphic hardware, this resolution is selected to be 4 + 1(sign) bits 24, 47, 48 as a tradeoff between hardware resources and functionality. Significant study has been devoted to the effect of limited weight resolution on neural network function 49 and techniques for mitigating detrimental effects /synapse. The coherent approach described by Shen et al. 51 based on a matrix of Mach-Zehnder interferometers (MZIs) would exhibit similar fundamental energy and speed limitations, given similar assumptions about detection bandwidth and laser efficiency. The power requirements of this approach were limited by nonlinear threshold activation, rather than signal cascadability. Supposing a laser efficiency of 5%, this was estimated to be around 20 mW/neuron. A 24-neuron system limited to 1 GHz bandwidth would therefore achieve 830 fJ/SOP. While there is no one-to-one correspondence between MZIs and synapses, there is still a quadratic area scaling relationship: (l × w)/N 2 = 200 × 100 = 20,000 μm 2 /synapse, as limited by thermal phase shifter dimension. The superconducting optoelectronic approach described by Shainline et al. 52 would be optimized for scalability and efficiency, instead of speed. This can be attributed to the extreme sensitivity of cryogenic photodetectors, but this difference also limits signal bandwidth to 20 MHz. For a 700-neuron interconnect, the wall-plug efficiency is estimated to be around 20 fJ/SOP. Area was calculated to be (l × w)/N 2 = 1.4 × 15 = 21 μm 2 /synapse. A metric analysis can extend to include neuromorphic electronics, although metrics do not necessarily indicate signal processing merit. Electronic and photonic neuromorphics are designed to address complementary types of problems. Akopyan et al. 24 demonstrated a chip containing 256 million synapses dissipating 65 mW. The signal bandwidth, determined by the effective tick, or timestep, is 1.0 kHz, and the chip area is 4.3 cm 2 . This results in an effective 240 fJ/SOP and effective area of 6.0 μm 2 /synapse. We note that TrueNorth is event-based, meaning explicit computation does not occur for every effective SOP, but only when the input to a synapse is nonzero.
Discussion
We have demonstrated an isomorphism between a silicon photonic broadcast-and-weight system and a reconfigurable CTRNN model through observations of predicted bifurcations. In addition to proof-of-concept, this repeatable method could be used to characterize the standard performance of single neurons and pairs of neurons within larger systems. Employing neuromorphic properties, we then illustrated a task-oriented programming approach and benchmark analysis. Similar analyses could assess the potentials of analog photonic processors against state-of-the-art conventional processors in many application domains. Here, we discuss the implications of these results in the broader context of information processing with photonic devices.
This work constitutes the first investigation of photonic neurons implemented by modulators, an important step towards silicon-compatible neuromorphic photonics. Interest in integrated lasers with neuron-like spiking behavior has flourished over the past several years 53, 54 . Experimental work has so far focused on isolated neurons [55] [56] [57] and fixed, cascadable chains 58, 59 . The shortage of research on networks of these lasers might be explained by the challenges of implementing low-loss, compact, and tunable filters in the active III/V platforms required for laser gain. In some cases where fan-in is sensitive to input optical phase, it is also unclear how networking would occur without global laser synchronization. In contrast to lasers, Mach-Zehnder, microring, and electroabsorption modulators are all silicon-compatible. Modulator-class neurons are therefore a final step towards making complete broadcast-and-weight systems entirely compatible with silicon foundry platforms. While laser-class neurons with spiking dynamics present richer processing opportunities, modulator-class neurons would still possess the formidable repertoire of CTRNN functions.
In parallel with work on individual laser neurons, recent research has also investigated systems with isomorphisms to neural network models. A fully integrated superconducting optoelectronic network was recently proposed 52 to offer unmatched energy efficiency. While based on an exotic superconducting platform, this approach accomplishes fan-in using incoherent optical power detection in a way compatible with the broadcast-and-weight protocol. A programmable nanophotonic processor was recently studied in the context of deep learning 51 . Coherent optical interconnects exhibit a sensitivity to optical phase that must be re-synchronized after each layer. In the demonstration, optical nonlinearity and phase regeneration were performed digitally. Analog solutions for counteracting signal-dependent phase shifts induced by nonlinear materials 60 have not yet been proposed. Recurrent neural networks have been investigated in fiber 61 . While the current work employs fiber neurons, it is the first demonstration of a recurrent weight network that is integrated. Optical neural networks in free-space have also been investigated in the past 4 and recently 33 . Free-space systems occupy an extra dimension but can not necessarily use it for increased scalability. The volume between focal planes is used for diffractive evolution of the optical field and unused for network configuration. Spatial light modulators that configure the network are generally planar. Shainline et al. noted that integrated neuromorphic photonic systems could potentially be stacked to take advantage of a third dimension 52 .
Reservoir computing techniques that take inspiration from certain brain properties (e.g. analog, distributed) have received substantial recent attention from the photonics community [62] [63] [64] [65] . Reservoir techniques rely on supervised learning to discern a desired behavior from a large number of complex dynamics, instead of relying on establishing an isomorphism to a model. Neuromorphic and reservoir approaches differ fundamentally and possess complementary advantages. Both derive a broad repertoire of behaviors (often referred to as complexity) from a large number of physical degrees-of-freedom (e.g. optical intensities) coupled through interaction parameters (e.g. transmissions). Both offer means of selecting a specific, desired behavior from this repertoire using controllable parameters. In neuromorphic systems, network weights are both the interaction and controllable parameters, whereas, in reservoir computers, these two groups of parameters are separate. This distinction has two major implications. Firstly, the interaction parameters of a reservoir do not need to be observable or even repeatable from system to system. Reservoirs can thus derive complexity from physical processes that are difficult to model or reproduce, such as coupled amplifiers 66 , coupled nonlinear MRRs 67 , time-delayed dynamics in fibers 64 , and fixed interferometric circuits 63 . Furthermore, they do not require significant hardware to control the state of the reservoir. Neuromorphic hardware has a burden to correspond physical parameters (e.g. drive voltages) to model parameters (e.g. weights), as was shown in this paper. Secondly, reservoir computers can only be made to elicit a desired behavior through instance-specific supervised training, whereas neuromorphic computers can be programmed a priori using a known set of weights. Because neuromorphic behavior is determined only by controllable parameters, these parameters can be mapped directly between different system instances, different types of neuromorphic systems, and simulations. Neuromorphic hardware can leverage existing algorithms (e.g. NEF) and virtual training results. Particular behaviors, fully determined by the virtual/hardware weights, are guaranteed to occur. Photonic RCs can of course be simulated; however, they have no corresponding guarantee that a particular hardware instance will reproduce a simulated behavior or that training will be able to converge to this behavior.
At increased scale, neuromorphic silicon photonic systems could be applied to unaddressed computational areas in scientific computing and RF signal processing. A key benefit of neuromorphic engineering is that existing algorithms can be leveraged. A subset of CTRNNs, Hopfield networks 68 , have been used extensively in mathematical programming and optimization problems 27 . The ubiquity of PDE problems in scientific computing has motivated the development of analog electronic neural emulators 42 . Further work could explore the use of NEF to emulate discrete space points of PDEs. Neural algorithms for CTRNNs have been developed for real-time RF signal processing, including spectral mining 69 , spread spectrum channel estimation 70 , and arrayed antenna control 71 . There is insistent demand to implement these tasks at wider bandwidths using less power than possible with RF electronics. Additionally, methodologies developed for audio applications, such as noise mitigation 28 , could conceivably be mapped to RF problems if implemented on ultrafast hardware. Unsupervised neural-inspired learning has been used with a single MRR weight bank for statistical analysis of multiple RF signals 72 . We have demonstrated a reconfigurable analog neural network in a silicon photonic integrated circuit using modulators as neuron elements. Network-mediated cusp and Hopf bifurcations were observed as a proof-of-concept of an integrated broadcast-and-weight system 32 . Simulations of a 24 modulator neuron network performing an emulation task estimated a 294× speedup over a verified CPU benchmark. Neural network abstractions are powerful tools for bridging the gap between physical dynamics and useful application, and silicon photonic manufacturing introduces opportunities for large-scale photonic systems.
Methods
Experimental Setup. Samples shown in Fig. 1(b) were fabricated on silicon-on-insulator (SOI) wafers at the Washington Nanofabrication Facility through the SiEPIC Ebeam rapid prototyping group 10 . Silicon thickness is 220 nm, and buried oxide (BOX) thickness is 3 μm. 500 nm wide WGs were patterned by Ebeam lithography and fully etched through to the BOX 73 .
After a cladding oxide (3 μm) is deposited, Ti/W and Al layers are deposited.
Ohmic heating in Ti/W filaments causes thermo-optic resonant wavelength shifts in the MRR weights. The sample is mounted on a temperature stabilized alignment stage and coupled to a 9-fiber array using focusing subwavelength grating couplers 74 . The reconfigurable analog network consists of 2 MRR weight banks each with four MRR weights with 10 μm radii.
Each MRR weight bank is calibrated using a multi-channel protocol described in past work 35, 75 : an offline measurement procedure is performed to identify models of thermo-optic cross-talk and MRR filter edge transmission. During this calibration phase, electrical feedback connections are disabled and the set of wavelength channels carry a set of linearly seperable training signals. After calibration, the user can specify a desired weight matrix, and the control model calculates and applies the corresponding electrical currents.
Weighted network outputs are detected off-chip, and the electrical weighted sums drive fiber Mach-Zehnder modulators (MZMs). Detected signals are low-pass filtered at 10 kHz, represented by capacitor symbols in Fig. 1(c) . Low-pass filtering is used to spoil time-delayed dynamics that arise when feedback delay is much greater than the state time-constant 37 . In this setup with on-chip network and off-chip modulator neurons, fiber delayed dynamics would interfere with CTRNN dynamical analysis 39 . MZMs modulate distinct wavelengths λ 1 = 1549.97 nm and λ 2 = 1551.68 nm with neuron output signals y 1 (t) and y 2 (t), respectively. The MZM electro-optic transfer function serves as the nonlinear transfer function, y = σ(s), associated with the continuous-time neuron. A third wavelength, λ 3 = 1553.46 nm, carries an external input signal, x(t), derived from a signal generator. Each laser diode source (ILX 7900B) outputs +13 dBm of power. All optical signals (u, y 1 , and y 2 ) are wavelength multiplexed in an arrayed waveguide grating (AWG) and then coupled back into the on-chip broadcast STAR consisting of splitting Y-junctions 76 ( Fig. 1(c) ).
Photonic CTRNN Solver. Recently developed compilers, such as Neural ENGineering Objects (Nengo) 77 , employ the Neural Engineering Framework (NEF) 40 to arrange networks of neurons to represent values and functions without relying on training. While originally developed to evaluate theories of cognition, the NEF has been appropriated to solve engineering problems 78 and has been used to program electronic neuromorphic hardware 79 . Background on the NEF compilation procedure is provided in Supplementary Section 2. Simulation state variables, x, are encoded as linear combinations of real population states, s. Each neuron in a population has the same tuning curve shape, σ, but differ in gain g, input encoder vector e, and offset b. The input-output relation of neuron i -equivalent to equation (2) (1). By applying the decoder transform to both sides of equation (1) and using the arbitrary function mapping technique to find W, the neural population emulates an effective dynamical system of the form =  x f x ( ). Given equations (3) stated in this form, Nengo performs the steps necessary to represent the variables, functions, and complete ODE.
Modifications were made to the standard Nengo procedure. Firstly, we specify the tuning curve shape as the sinusoidal electro-optic transfer characteristic of a MZM. Secondly, to reduce the number of MZMs required, we choose encoders to be the vertices of a unit-square {e} = [1, ±1, ±1], while they are typically chosen randomly. Thirdly, the MZM sinusoidal transfer function provides a natural relation to the Fourier basis. Gains are chosen to correspond to the first three Fourier frequencies of the domain: g ∈ s π /2 · {1, 2, 3}, where s π is the MZM half-period. Offsets were chosen to be b ∈ {0, s π /2}, corresponding to sine and cosine components of each gain frequency. The total number of modulator neurons is therefore #e · #g · #b = 4 · 3 · 2 = 24. Figure 4(e) shows the MZM states, s(t), of which simulation variables, x(t), are linear combinations. From this plot, it appears that some neurons are barely used. Thus, further optimizations of number of neurons could be made by pruning those neurons after compilation of the weight matrix.
The operational speed of this network would be limited by time-of-flight feedback delay. In Fig. 1(a) , the longest feedback path is via the drop port of the last (pink) MRR weight of the first (yellow) neuron's bank. The path includes the perimeter of the square MRR weight matrix, plus a drop waveguide folded back along the bank. Supposing a minimum MRR pitch of 25 μm and MZM length of 500 μm, the feedback delay would then be (6 × 25 × 25 + 500) · n/c = 48 ps. We model this delayed feedback in the Nengo simulation and then adjust feedback strength to find the minimum stable simulation timescale. For γ Pho /t fb < 65, spurious time-delayed dynamics dominate. For γ Pho /t fb < 104, the butterfly phase diagram in Fig. 4(b) is not reproduced accurately. γ Pho /t fb ≥ 260 is chosen for robust reproduction of the expected dynamics.
Conventional CPU Solver. Conventional digital processors must use a discrete-time approximation to simulate continuous ODEs, the simplest of which is Euler continuation:
where Δt is the time step interval. To estimate the real-time value of Δt, we develop and validate a simple CPU model. For each time step, the CPU must compute f(x[nΔt]) as defined in equation (3), resulting in 9 floating-point operations (FLOPs), and 12 cache reads of the operands. The Euler update in equation (4) constitutes one multiply, one addition, and one read/write for each state variable, resulting in 6 FLOPs and 6 cache accesses. Supposing a FLOP latency of 1 clock cycle, Level 1 (L1) cache latency of 4 cycles, and 2.6 GHz clock, this model predicts a time step of Δt = 33 ns. This model is empirically validated using an Intel Core i5-4288U. The machine-optimized program randomly initializes and loops through 10 6 Euler steps of the Lorenz system, over 100 trials. CPU time was measured to be Δt = 24.5 ± 1.5 ns. The minimum stable simulation timescale is limited by divergent errors stemming from time discretization. We performed a series of 100 trials over 100 values of Δt/γ CPU , finding that <1% probability of divergence occurred for γ CPU /Δt ≥ 150.
Scientific REPORTS | 7: 7430 | DOI:10.1038/s41598-017-07754-z Minimum Power Calculations. Static thermal power must be applied to each weight in order to track MRRs to the on-resonance condition. Supposing a bank length set by an MRR pitch of 25 μm and count of 24, the MRR network would occupy a square with 600 μm sides. Within this length, resonances can be fabricated with repeatability within ±1.3 nm 80 . Supposing a tuning efficiency of 0.25 nm/mW 81 , it would take an average of 5.2 mW/weight to track resonance, for a static power dissipation of 3.0 W. On the other hand, if depletion-based tuning can be used, there would be negligible static power dissipation in the weights.
The laser bias power must be set such that a modulator neuron can drive downstream neurons with sufficient strength. A neuron fed back to itself should be able to elicit an equivalent or greater small-signal response after one round-trip. This condition is referred to as signal cascadability and can be stated as g ≥ 1, where g is round-trip, small-signal gain. If the cascadability condition is not met, all signals will eventually attenuate out with time. In other words, in a recurrent network, the real part of system eigenvalues would not be able to exceed zero. Round-trip gain is expressed as where V π is modulator π-voltage, P pump is modulator pump power, and R PD is detector responsivity. Because input power generates a photocurrent, yet a depletion modulator is voltage-driven, the receiver's impedance, R r , determines the conversion and can be set externally. As R r increases, round-trip gain also increases, but bandwidth decreases according to f = (2πR r C mod ) −1 , where C mod is PN junction capacitance of the modulator. By setting the cascadability condition: g = 1 and combining the above equations, we find that
pump r PD r
The values of V π , C mod , and R PD on a typical silicon photonic foundry platform have been published 41 . For an MRR depletion modulator, V π = 1.5 V, C mod = 35 fF. For a PD on the same platform, R PD = 0.97 A/W. This means that the minimum pump power for a given signal bandwidth is 2.2 × 10 −13 W/Hz. In this paper, we study a 24-node CTRNN whose signal bandwidth is restricted to 1 GHz to avoid time-delay dynamics. This means that, for the cascadability condition to be met, modulator pumping must be at least 0.22 mW/neuron of optical power. Adding up 24 lasers and accounting for laser inefficiency, wall-plug system power would be 106 mW.
